

**UNITED STATES DEPARTMENT OF COMMERCE****Patent and Trademark Office**Address: COMMISSIONER OF PATENTS AND TRADEMARKS
Washington, D.C. 20231

J.O

JL

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.
-----------------	-------------	----------------------	---------------------

09/067, 599 04/28/98 ALLISON

S RA998-007

LM02/1003

EXAMINER

JOSCELYN G COCKBURN
IBM CORPORATION 972/B656
P O BOX 12195
RESEARCH TRIANGLE PARK NC 27709

CHANNAVAJJALA, S

ART UNIT	PAPER NUMBER
----------	--------------

2777

DATE MAILED:

10/03/00

le

Please find below and/or attached an Office communication concerning this application or proceeding.

Commissioner of Patents and Trademarks

Office Action Summary	Application No. 09/067,599	Applicant(s) Allison et al.,
	Examiner Srirama Channavajjala	Group Art Unit 2777
<p><input checked="" type="checkbox"/> Responsive to communication(s) filed on <u>Amendment filed on August 10, 2000</u>.</p> <p><input checked="" type="checkbox"/> This action is FINAL.</p> <p><input type="checkbox"/> Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i>, 1935 C.D. 11; 453 O.G. 213.</p> <p>A shortened statutory period for response to this action is set to expire <u>3</u> month(s), or thirty days, whichever is longer, from the mailing date of this communication. Failure to respond within the period for response will cause the application to become abandoned. (35 U.S.C. § 133). Extensions of time may be obtained under the provisions of 37 CFR 1.136(a).</p>		
<p>Disposition of Claims</p> <p><input checked="" type="checkbox"/> Claim(s) <u>1-14</u> is/are pending in the application.</p> <p>Of the above, claim(s) _____ is/are withdrawn from consideration.</p> <p><input type="checkbox"/> Claim(s) _____ is/are allowed.</p> <p><input checked="" type="checkbox"/> Claim(s) <u>1-14</u> is/are rejected.</p> <p><input type="checkbox"/> Claim(s) _____ is/are objected to.</p> <p><input type="checkbox"/> Claims _____ are subject to restriction or election requirement.</p>		
<p>Application Papers</p> <p><input type="checkbox"/> See the attached Notice of Draftsperson's Patent Drawing Review, PTO-948.</p> <p><input type="checkbox"/> The drawing(s) filed on _____ is/are objected to by the Examiner.</p> <p><input type="checkbox"/> The proposed drawing correction, filed on _____ is <input type="checkbox"/> approved <input type="checkbox"/> disapproved.</p> <p><input type="checkbox"/> The specification is objected to by the Examiner.</p> <p><input type="checkbox"/> The oath or declaration is objected to by the Examiner.</p>		
<p>Priority under 35 U.S.C. § 119</p> <p><input type="checkbox"/> Acknowledgement is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d).</p> <p><input type="checkbox"/> All <input type="checkbox"/> Some* <input type="checkbox"/> None of the CERTIFIED copies of the priority documents have been</p> <p><input type="checkbox"/> received.</p> <p><input type="checkbox"/> received in Application No. (Series Code/Serial Number) _____.</p> <p><input type="checkbox"/> received in this national stage application from the International Bureau (PCT Rule 17.2(a)).</p> <p>*Certified copies not received: _____.</p>		
<p><input type="checkbox"/> Acknowledgement is made of a claim for domestic priority under 35 U.S.C. § 119(e).</p>		
<p>Attachment(s)</p> <p><input type="checkbox"/> Notice of References Cited, PTO-892</p> <p><input type="checkbox"/> Information Disclosure Statement(s), PTO-1449, Paper No(s). _____</p> <p><input type="checkbox"/> Interview Summary, PTO-413</p> <p><input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review, PTO-948</p> <p><input type="checkbox"/> Notice of Informal Patent Application, PTO-152</p>		
<p>--- SEE OFFICE ACTION ON THE FOLLOWING PAGES ---</p>		

Art Unit: 2177

DETAILED ACTION

Response to Amendment

1. Examiner acknowledges receipt of Applicant's Amendment filed on August 10, 2000, paper no. # 5.
2. Claims 1-14 are presented for examination.
3. Claims 1, 8-9, 12-14 have been amended, paper no. # 5.

Drawings

4. The Drawing filed on 4/28/98 are not objected to by the Draftsperson under 37CFR 1.84 or 1.152, [see PTO-948, paper no.# 3].

Information Disclosure Statement

5. The information disclosure statement filed on 4/28/1998, paper no. # 2 has been considered and a copy is hereby enclosed.

Art Unit: 2177

Claim Rejections - 35 USC § 112

6. Claim 1 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

In the paper no. # 5, page no. 2, line 7, Claim 1 "a circuit that receives other data". It is not clear what is meant by "other data", as this term is not defined by the specifications. In the interest of compact prosecution, this is taken to mean that data or heartbeat inquiries in relation with waking up of PC or workstation or the like.

7. Claims 2-11 are dependent on Claim 1, these claims failing to further clarify the above term and therefore, are rejected.

Art Unit: 2177

Claim Rejections - 35 USC § 102

8. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371© of this title before the invention thereof by the applicant for patent.

9. Claims 1-8, 12-14 rejected under 35 U.S.C. 102(e) as being anticipated by .

Dea et al., [hereafter Dea], US Patent No. 5742833.

10. As to Claim 1, Dea details a system in which ‘a network interface card’ [col 6, line 3-7, line 51-55], examiner interpreting network interface card to be equivalent to Dea’s Ethernet network card, ‘system interface circuit arrangement’ [fig 1-3, col 5, line 30-52], ‘network interface circuit arrangement’ [fig 3, col 6, line 39-57, col 6, line 51-57], ‘a first storage that stores a set of patterns’ [fig 1, element 14, col 5, line 18-24, col 10, line 65-67, col 11, line 1-4, col 11, line 1-4], ‘a second storage that stores mask data identifying patterns in the first storage’[col 10, line 24-32, line 55-58, fig 5-fig 6], Dea teaches one or more storage devices, see fig 1, element 14 may be equivalent to first storage and second storage, also Dea teaches to interchange storage devices freely, [see col 5, line 25-29], Examiner interpreting for example a first storage stores patterns [see col 3, line 64-67], therefore, first storage, second storage are inherent aspect of Dea’s invention, also more specifically, one storage device stores patterns, other storage device stores mask data are inherent aspect of Dea’s invention because Dea

Art Unit: 2177

specifically suggested to use one or more storage device 14 may be utilized [see col 5, line 20-22] ‘a circuit that receives other data’ [col 7, line 54-60], examiner interpreting other data to be equivalent to heartbeat inquiries in relation with waking up of PC or workstation , ‘a pattern match logic circuit arrangement correlating marked patterns in said first storage with the other data and generating at least one first control signal if a match occurs between one of the marked patterns’ [col 11, line 7-42, line 62-67].

11. As to Claim 2, Dea details a system which including ‘a host computer coupled to the system interface’ [fig 1, col 4, line 61-67, col 5, line 1-6], ‘host computer including software for downloading ‘ [col 6, line 12-21], ‘network interface card the set of patterns and the mask data’ [col 3, line 64-67].

12. As to Claim 3, Dea details a system which including ‘address matching function logic circuit for correlating an address for the network interface card and a received address and generating a second control signal on the occurrence of a match’ [col 3, line 44-51].

13. As to Claim 5, Dea details a system which including ‘patterns are arranged contiguously in the mask storage’ [fig 6, col 9, line 6-10, line 64-67, col 10, line 1-4].

14. As to Claims 6-7, Dea details a system which including ‘mask data is arranged so that each m-bits word of mask contains mask bits for words in N patterns’ [figs 5-6, col 9, line 64-67, col 10, line 1-11].

Art Unit: 2177

15. As to Claim 8, Dea details a system which including 'pattern match logic circuit arrangement includes a first state machine for assembling data received from the network interface circuit arrangement' [col 10, line 12-41, col 11, line 45-63], 'a second state machine coupled to the first state machine, said second state including circuit that receives the predetermined sizes from the first state machine and circuit that generates addresses for accessing the pattern storage' [col 10, line 12-41, col 11, line 62-67, col 12, line 1-17].

16. As to Claim 12, Dea details a system which including 'pattern matching' [col 4, line 44-47], 'providing a set of patterns' [col 8, line 55-67], 'providing data to be matched with selected patterns in said set of patterns' [col 8, line 55-67], Dea more specifically teaches data matching function, see fig 4, element 182, col 9, line 33-36, therefore, it is inherent aspect of Dea's invention to match the data with selected patterns 'providing pointers for identifying the selected patterns' [col 8, line 55-67, col 9, line 6-17, col 10, 12-41, fig 6, element 206], 'correlating the data with the selected patterns' [col 9, line 33-39], examiner interpreting selected patterns to be equivalent to Dea's frame-data patterns which are programmable to the required patterns [see col 3, line 64-67] 'generating a match signal, selected patterns match' [col 9, line 55-67, col 10, line 1-4], examiner interpreting generating a match signal is inherent aspect because Dea specifically teaches matching function, see fig 4, element 182.

Art Unit: 2177

17. As to Claim 13, Dea details a system which including ‘communications network to wake station connected to the communications network’ [fig 1, see Abstract], ‘network interface card’ [col 6, line 3-7, line 51-55, see fig.2-3], examiner interpreting network interface card to be equivalent to Dea’s Ethernet network card, ‘multiple patterns against which data from the communications network is to be matched’ [col 3, line 52-67], examiner interpreting multiple patterns are inherent aspect of Dea’s invention because, firstly, Dea teaches matching function see fig 4, element 182, secondly, Dea also teaches frame data field is associated with different sizes permitting implementation of differing frame data masks [see col 8, line 62-66, fig 5], therefore, multiple patterns are inherent aspect of Dea’s invention; ‘mask data indicating the patterns to be used’ [col 8, line 55-67, col 9, line 6-17, col 10, line 12-14], ‘correlating each identified pattern with data received from the communications network’ [col 9, line 33-39], examiner interpreting communication network to be equivalent to Dea’s fig 1., ‘generating a wake-up signal if a match occurs’ [col 9, line 43-49].

18. As to Claim 14, Dea details a system which including ‘a receiving station’ [fig 1, col 5, line 60-62], station address with an address received with the data from the communications network’ [fig 5, col 7, line 66-67, col 8, line 1-16].

Art Unit: 2177

Claim Rejections - 35 USC § 103

19. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103© and potential 35 U.S.C. 102(f) or (g) prior art under 35 U.S.C. 103(a).

20. Claims 4, 9 are rejected under 35 U.S.C. 103(a) as being unpatentable over Dea et al., [hereafter Dea], US Patent No. 5742833.

Art Unit: 2177

21. As to Claim 4, Dea specifically not detailed 'each pattern in the set of patterns are arranged in 4 byte wide words and 128 byte sectors', however, Dea suggested frame data fields of network packets having different sizes can be implemented for example as shown in fig 5-6.

It would have been obvious of the ordinary skill in the art at the time of applicant invention to arranging various different byte size words and byte sectors because it not only provides flexibility, but also, saves memory space, thus improving the responsiveness of the system.

22. As to Claim 9, Dea does not detail 'address generation circuit uses the expression YYYxxxxx to determine the addresses for the pattern RAM, wherein xxxx represents an index count and YYY represents states for a state machine.', although Dea suggested for example using specific network protocol network IEEE Ethernet 48 bit address [see col 2, line 1-13].

It would have been obvious to one of ordinary skill in the art at the time of the applicant's invention to assign one bit or multiple bits 'Y' for state machine, multiple bits 'x' for index count because predetermined address of one bit or multiple bits saves memory space, improving the pattern matching and responsiveness of the system.

Art Unit: 2177

23. Claims 10-11 are rejected under 35 U.S.C. 103(a) as being unpatentable over Dea et al [hereafter Dea], US Patent No. 5742833 as applied to claim 1 above, and further in view of Jeng, US Patent No. 5892768.

24. As to Claims 10-11, Dea does not specifically detail 'PCI interface' and 'Ethernet MII interface', although Dea suggested using IEEE Ethernet and/or Ethernet protocol, also related Ethernet controller mechanisms having network interface controller for example shown in fig 2. see col 6, line 3-12. Jeng details a system in which 'PCI interface' and 'Ethernet MII interface' [fig 2-3, fig 7, col 6, line 13-27].

It would have been obvious one of the ordinary skill in the art at the time of the applicant invention to combine the concepts taught by Jeng with the system of Dea because, PCI interface provides high bandwidth, and connecting through PCI buses bringing the advantages of fast exchange of data because PCI is typically 32-bit or 64-bit at 33 MHZ speed, thus improving the response time and efficiency of the system.

Art Unit: 2177

Response to Arguments

25. Applicant's arguments filed on August 10, 2000, paper no. # 5 have been fully considered but they are not persuasive.

26. Although Applicant provided Remarks in page 5, Applicant has not provided sufficient support in the specification for Amended Claims.

27. In the remarks applicant argues the following: a) In page 5, line 9-10, "Dea does show a storage but no pattern is stored in storage"; b) In page 5, line 17-18, this teaching clearly suggests that Dea does not store patterns as the examiner argued; c) In page 6, line 1-3, Dea does not show or teach a storage that stores mask data identifying patterns to be matched in the storage which stores the patterns', d) In page 8, line 3-5, applicants argue that the examiner's combination of Dea et al and Jeng is improper in that there is no basis or motivation in the reference for forming the combination.

28. As to the arguments (a and b) Examiner disagree to this contention because firstly, Applicant agrees that Dea does teach storage, secondly, in addition to that Dea teaches multiple storage, see fig 1, element 14, col 5, line 18-22, also Dea details frame data matching function see fig 4, element 182 where frame data portion used for pattern matching, more specifically see fig 5, therefore, it is inherent aspect of Dea's invention to store pattern.

29. As to the argument c) Examiner disagree to this contention because as explained above, Dea teaches multiple storage, first storage may be used to store patterns, second storage may be

Art Unit: 2177

used for storing mask data, and in addition to that Dea teaches to interchange storage devices freely [see col 3, line 64-67], also Dea teaches matching function see fig 4, element 182, col 9, line 33-36, therefore, it is inherent aspect of Dea's invention to match the data with patterns.

30. As to the argument d) Examiner disagree to this contention because Jeng reference teaches PCI interface and Ethernet MII interface [see fig 2-3, fig 7, col 6, line 13-27], Dea teaches IEEE Ethernet protocol with network interface controller fig 2, element 112, one of the ordinary skill in the art would combine the concepts taught by Jeng with the Dea system because PCI interface firstly, provides high bandwidth, secondly achieving media independent interface format, thirdly Ethnet MII characteristics and functionally is specified in the ANSI/IEEE Std [see col 4, line 13-24], thus improving the response time and efficiency of the system.

Art Unit: 2177

31. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Art Unit: 2177

Conclusion

The prior art made of record

- a. US Patent No. 5742833
- b. US Patent No. 5892768

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

- c. US Patent No. 6016401
- d. US Patent No. 6012100
- e. US Patent No. 5802287
- f. US Patent No. 5835719
- g. US Patent No. 5802305

Art Unit: 2177

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Srirama Channavajjala whose telephone number is (703)308-8538. The examiner can normally be reached on Monday-Friday from 7:00 AM to 3:30 PM Eastern time.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, John E. Breene, can be reached on (703)305-9790. The fax phone number for this Art Unit is (703)308-6606.

Any inquiry of general nature or relating to the status of this application or proceeding should be directed to the Group receptionist whose telephone number is (703)305-9600.

cs

October 2, 2000.


JOHN BREENE
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2700